SystemVerilog
S
SystemVerilog
Definition
An IEEE standard extending Verilog with advanced verification and design features for complex hardware description and testbench development.